Split Phase-Data Synchronizer and Decoder

Waveform A is timing diagram that shows A split-phase data signal. It consist of a series of binary digits that occur at a periodic rate. Duration of each bit and the periodic bit rate is constant but the weight of each bit, 0  or 1, is random.

data synchronizer circuit circuit schematic diagram

To detect and process the incoming signal, we need a clock that is synchronized with the data bit. This clock signal must be derived from the data signal. A phase-lock techniques can be used to recover the data and the clock. Data transition contains information  about timing. This data transition can be in negative or positive direction, but it has the same meaning for timing recovery. The binary bit weight is determined by the phase of signal. A binary 0 or 1 is a positive or negative transition, respectively, during a bit interval in split-phase data signals.

The split-phase data input A is first differentiated, to mark the locations of the data transitions.  Gate the  CD4046B uses the differentiated signal  B, which is twice the bit rate. Phase comparator II in the PLL is used due to its insensitivity to duty cycle on both the signal and comparator inputs. Clock input of FF1 will divides the VCO frequency by two. Clock input of FF1 derived from the VCO output. The differentiated signal B is tracked by The PLL during the on intervals. The PLL also remembers the last frequency present and still provides a clock output during the off intervals. Clock input of FF1 derived from the inverted VCO output. And the input of ff2 derived from inverted output of FF1. Signal D is the recovered clock signal from the split-phase data transmission. To obtain the signal D, FF2 provides the necessary phase shift in signal C. FF3 is used to recover binary information from the phase information contained in the split-phase data. To provide initial synchronization of the PLL system we use  a string of alternating 0s and 1s that precede the data transmission. [Schematic diagram source: Texas Instruments Application Report]

This entry was posted in Signal Processing and tagged . Bookmark the permalink.,
Possibly Related to "Split Phase-Data Synchronizer and Decoder" Circuits

  • How Split-Phase AC Induction Motor Works
    The other name of split phase motor is an induction start/induction run motor. This motor has two windings : a start and a main winding. The start winding is made with fewer turns and smaller gauge, relative to the main … Continue reading →...
  • Pulse Generator Produces 3-Phase Output
    This is a schematic diagram of a three-phase pulse generator circuit. This circuit produce 3 phase overlapped output similar with 3 phase  AC powerline, you can say this circuit produce the DC pulse version. This schematic diagram shows two CMOS … Continue reading →...
  • LED Driver: 6 Channels with Phase Shift Control
    We can use ISL97676 as a LED driver that drives 6 channels of LED current for TFT-Display. The ISL97676 is used to drive 6 channels of LED to support 78 LEDs from 4.5V to 26V or 48 LEDs from a … Continue reading →...
  • Single Transistor Variable 0-180 Deg Phase Shifter
    The schematic diagram below shows a variable 0-180 degree phase shifter circuit. This circuit can provide  phase shifted output (compared with the input) between 0 and 180 degrees for frequencies up to 3MHz with same amplitude (unity gain or gain=1.) … Continue reading →...
  • Basic Phase Shift Oscillator 1KHz
    Phase shift oscillators uses capacitors to shift the phase of a signal coming from the output of an amplifier. If the phase shifting match the frequency, then a positive feedback will be produced a continuous sine waveform. Here is the … Continue reading →...

Comments are closed.