High Gain JFET Audio Amplifier

This is a simple high gain JFET audio amplifier circuit. This circuit need very low power but it provides high gain amplifying function. It also called “JFET µ amp”. Here is the circuit :

High Gain JFET Audio Amplifier circuit schematic diagram

The lower drain current is, the more gain is obtained because µ of a JFET increases as drain current decreases. However it will sacrifice input dynamic range with increasing gain. [Source: National Semiconductor Application Note]

This entry was posted in Audio and Music and tagged . Bookmark the permalink.,
Possibly Related to "High Gain JFET Audio Amplifier" Circuits

  • Op-Amp Application: Unity Gain Buffer
    This circuit is an Unity Gain Buffer. This circuit has a highest input impedance of any OP-AMP circuit. This circuit has a less gain error that is equal to common mode rejection or the reciprocal of the amplifier open-loop gain. … Continue reading →...
  • JFET AC Coupled Integrator
    This is JFET AC Coupled Integrator circuit. This circuit is used to achieve very high voltage gain. To achieve very high voltage gain this circuit uses “µ-amp” technique. Here is the circuit : C1 is used as  a capacitance multiplier … Continue reading →...
  • JFET Pierce Crystal Oscillator
    This is a simple JFET pierce crystal oscillator. We can use a wide frequency range of crystal using this circuit without circuit modification. Here is the circuit : This circuit uses Q, 2N3823, that is maintained thus insuring good stability … Continue reading →...
  • Op-Amp Application: Non-Inverting Amplifier
    This is a high input impedance non-inverting circuit. This circuit provides a closed loop gain equal to (R1+R2)/R1. The close-loop 3 dB bandwidth of this circuit equal to the amplifier unity-gain frequency divided by the closed-loop gain. Here is the … Continue reading →...
  • 200 MHz Cascade Amplifier
    The 200 MHz JFET has same features below: 1. Low crossmodulation 2. Large-signal handling ability 3. No neutralization 4. AGC controlled by biasiing the upper cascade JFET. Here’s the circuit diagram: The Idss of the upper unit must be greater … Continue reading →...

Comments are closed.